General Description

The MAX5953A/MAX5953B/MAX5953C/MAX5953D integrate a complete power IC solution for Powered Devices (PD) in a Power-Over-Ethernet (PoE) system, in compliance with the IEEE 802.3af standard. The MAX5953A/MAX5953B/MAX5953C/MAX5953D provide the PD with a detection signature, a classification signature, and an integrated isolation switch with programmable inrush current control. These devices also integrate a voltage-mode PWM controller with two power MOSFETs connected in a two-switch voltage-clamped DC-DC converter configuration.

An integrated MOSFET provides PD isolation during detection and classification. All devices guarantee a leakage current offset of less than 10µA during the detection phase. A programmable current limit prevents high inrush current during power-on. The devices feature power-mode undervoltage lockout (UVLO) with wide hysteresis and long deglitch time to compensate for twisted-pair-cable resistive drop and to assure glitch-free transition between detection, classification, and power-on/-off phases. The MAX5953A/MAX5953C have an adjustable UVLO threshold with the default value compliant to the 802.3af standard, while the MAX5953B/MAX5953D have a lower and fixed UVLO threshold compatible with some legacy pre-802.3af power-sourcing equipment (PSE) devices.

The DC-DC converters are operable in either forward or flyback configurations with a wide input voltage range from 11V to 76V and up to 15W of output power. The voltage-clamped power topology enables full recovery of stored magnetizing and leakage inductive energy for enhanced efficiency and reliability. When using the high-side MOSFET, the controller can be configured as a buck converter. A look-ahead signal for driving secondary-side synchronous rectifiers can be used to increase efficiency. A wide array of protection features include UVLO, over-temperature shutdown, and shortcircuit protection with hiccup current limit for enhanced performance and reliability. Operation up to 500kHz allows for smaller external magnetics and capacitors.

The MAX5953A/MAX5953B/MAX5953C/MAX5953D are available in a high-power (2.22W), 7mm x 7mm thermally enhanced thin QFN package.

_ Applications

IEEE 802.3af Powered Devices IP Phones Wireless Access Nodes Internet Appliances Security Cameras Computer Telephony

_Features

- Powered Device Interface Fully Integrated IEEE 802.3af-Compliant PD Interface
 - PD Detection and Programmable Classification Signatures

/N/XI/N

- Less than 10µA Leakage Current Offset During Detection
- Integrated MOSFET for Isolation and Inrush Current Limiting
- Gate Output Allows External Control of the Internal Isolation MOSFET
- Programmable Inrush Current Control Programmable Undervoltage Lockout (MAX5953A/MAX5953C)
- DC-DC Converter
 - Clamped, Two-Switch Power IC for High Efficiency
 - Integrated High-Voltage 0.4Ω Power MOSFETs Up to 15W Output Power
 - Bias Voltage Regulator with Automatic High-Voltage Supply Turn-Off
 - 11V to 76V Wide Input Voltage Range
 - Feed-Forward Voltage-Mode Control for Fast Input Transient Rejection
 - Programmable Undervoltage Lockout
 - Overtemperature Shutdown
 - Indefinite Short-Circuit Protection with Programmable Fault Integration
 - Integrated Look-Ahead Signal for Secondary-Side Synchronous Rectification
 - > 90% Efficiency with Synchronous Rectification
 - Up to 500kHz Switching Frequency
- High-Power (2.22W), 7mm x 7mm Thermally Enhanced Lead-Free Thin QFN Package

Ordering Information

PART	PIN-PACKAGE	PKG CODE
MAX5953AUTM+	48 TQFN	T4877-6
MAX5953BUTM+	48 TQFN	T4877-6
MAX5953CUTM+	48 TQFN	T4877-6
MAX5953DUTM+	48 TQFN	T4877-6

Operating junction temperature range is 0°C to +125°C. +Denotes lead-free package.

Pin Configuration and Typical Operating Circuit appear at end of data sheet.

M AXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V+ to V _{EE} 0.3V to +90V OUT, PGOOD, PGOOD to V _{EE} 0.3V to (V+ + 0.3V) RCLASS, GATE to V _{EE} 0.3V to +12V UVLO to V _{EE} 0.3V to +8V PGOOD to OUT0.3V to (V+ + 0.3V) HVIN, INBIAS, DRNH, XFRMRH,
XFRMRL to GND0.3V to +80V
BST to GND0.3V to +95V
BST to XFRMRH0.3V to +12V
PGND to GND0.3V to +0.3V
DCUVLO, RAMP, CSS, OPTO, FLTINT, RCFF,
RTCT to GND0.3V to +12V
SRC, CS to GND
REGOUT, DRVIN to GND0.3V to +12V
REGOUT to HVIN
REGOUT to INBIAS
PPWM to GND0.3V to ($V_{REGOUT} + 0.3V$)

Maximum Input/Output Current (Continuous)	
OUT to VEE	500mA
V+, RCLASS to VEE	
UVLO, PGOOD, PGOOD to VEE	20mA
GATE to V _{EE}	80mA
REGOUT to GND	50mA
DRNH, XFRMRH, XFRMRL, SRC to GND (Ave	rage),
$T_J = +125^{\circ}C$	0.9A
PPWM to GND	±20mA
Continuous Power Dissipation* ($T_A = +70^{\circ}C$)	
48-Pin TQFN 7mm X 7mm	
(derate 27.8mW/°C above +70°C)	2222mW
θja	36°C/W
Operating Ambient Temperature Range	
Operating Junction Temperature Range	.0°C to +125°C
Junction Temperature	
Storage Temperature Range6	
Lead Temperature (soldering, 10s)	+300°C

*As per JEDEC 51 standard.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = (V + - V_{EE}) = 48V, GATE = PGOOD = PGOOD = unconnected, GND = OUT, HVIN = V+, UVLO = V_{EE}, T_J = 0^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at T_J = +25°C. All voltages are referenced to V_{EE}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL		MIN	ТҮР	MAX	UNITS	
POWERED DEVICE (PD) INTER	FACE						
DETECTION MODE							
Input Offset Current	IOFFSET	$V_{IN} = 1.4V$ to	10.1V (Note 2)			10	μA
Effective Differential Input Resistance (Note 3)	dR	V _{IN} = 1.4V, u	p to 10.1V with 1V step	550			kΩ
CLASSIFICATION MODE							
Classification Current Turn-Off Threshold	VTH,CLASS	V _{IN} rising (No	ote 4)	20.8	21.8	22.5	V
	ICLASS	$V_{IN} = 12.6V$ to 20V, RDISC = 25.5k Ω (Notes 5, 6)	Class 0, $R_{RCLASS} = 10k\Omega$	0		2	mA
			Class 1, R _{RCLASS} = 732Ω	9.17		11.83	
Classification Current			Class 2, $R_{RCLASS} = 392\Omega$	17.29		19.71	
			Class 3, R _{RCLASS} = 255Ω	26.45		29.55	
			Class 4, $R_{RCLASS} = 178\Omega$	36.6		41.4	
POWER MODE							
Operating Supply Voltage	VIN	$V_{IN} = (V + - V)$	EE)			67	V
Operating Supply Current	lın	Measure at V+, not including R _{DISC} , GATE = V _{EE} , HVIN = GND = OUT			0.4	1	mA
Default Dawar Turn On Valtage		VIN	MAX5953A/MAX5953C	37.4	38.6	40.2	- V
Default Power Turn-On Voltage	Vuvlo, on	increasing	MAX5953B/MAX5953D	34.3	35.4	36.9	
Default Power Turn-Off Voltage	Vuvlo,off	VIN decreasi	ng, MAX5953A/MAX5953C	30			V



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = (V_{+} - V_{EE}) = 48V, GATE = PGOOD = PGOOD = unconnected, GND = OUT, HVIN = V_{+}, UVLO = V_{EE}, T_{J} = 0^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_{J} = +25^{\circ}C$. All voltages are referenced to V_{EE} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Default Power Turn-On/Off		MAX5953A/MAX5953C	7.1			
Hysteresis Voltage	VHYST,UVLO	MAX5953B/MAX5953D	4			V
External UVLO Programming Range	V _{IN,EX}	MAX5953A/MAX5953C only (Note 7)	12		67	V
UVLO External Reference Voltage	Vref,uvlo	V _{UVLO} increasing	2.400	2.460	2.522	V
UVLO External Reference Voltage Hysteresis	VHYST,UVLO	Ratio to VREF, UVLO	19.2	20	20.9	%
UVLO Bias Current	I _{IN,UVLO}	$V_{UVLO} = 2.460V$	-1.5		+1.5	μA
UVLO Input Ground-Sense Threshold	Vth,g,uvlo	(Note 8)	50		440	mV
UVLO Input Ground-Sense Glitch Rejection				7		μs
Power Turn-Off Voltage, Undervoltage Lockout Deglitch Time	toff_dly	V _{IN} , V _{UVLO} falling (Note 9)	0.32			ms
Isolation Switch n-Channel MOSFET On-Resistance	R _{ON,ISO}	Output current = 300mA, V_{GATE} = 5.6V, measured between OUT and V_{EE}		0.6	1.5	Ω
Isolation Switch n-Channel MOSFET Off-Threshold Voltage	Vgsth	V _{GATE} - V _{EE} , OUT = V+, output current < 1μA	0.5			V
GATE Pulldown Switch Resistance	R _G	Power-off mode, $V_{IN} = +12V$		38	80	Ω
GATE Charging Current	IGATE	V _{GATE} = 2V	4.5	10	16.5	μA
GATE High Voltage	VGATE	IGATE = 1µA	5.59	5.76	5.93	V
PGOOD Assertion VOUT	VOUTEN	V_{OUT} - V_{EE} decreasing, V_{GATE} = 5.75V	1.16	1.23	1.31	V
Threshold (Note 10)	VOUTEN	Hysteresis		70		mV
PGOOD, PGOOD Assertion	VGSEN	VGATE - VEE increasing	4.62	4.76	4.91	V
V _{GATE} Threshold	* GSEN	Hysteresis		80		mV
PGOOD, PGOOD Output Low Voltage	Vol,pgood	I _{SINK} = 2mA, V _{OUT} ≤ (V+ - 5V) (Note 11)			0.2	V
PGOOD Leakage Current		$GATE = high, V + - V_{OUT} = 67V$ (Note 11)			1	μA
PGOOD Leakage Current		GATE = V_{EE} , \overrightarrow{PGOOD} - V_{EE} = 67V (Note 11)			1	μA

ELECTRICAL CHARACTERISTICS (DC-DC Controller)

(All voltages referenced to GND, unless otherwise noted. $V_{HVIN} = +48V$, $C_{INBIAS} = 1\mu$ F, $C_{REGOUT} = 2.2\mu$ F, $R_{RTCT} = 25k\Omega$, $C_{RTCT} = 100$ pF, $C_{BST} = 0.22\mu$ F, $V_{CSS} = V_{CS} = 0V$, $V_{RAMP} = V_{DCUVLO} = 3V$, $T_J = 0^{\circ}$ C to $+125^{\circ}$ C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}$ C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Supply Range	V _{HVIN}		11		76	V
OSCILLATOR (RTCT)						
PWM Frequency	f _S			250		kHz
Maximum PWM Duty Cycle	D _{MAX}			47		%
Maximum RTCT Frequency	f RTCTMAX	(Note 12)		1		MHz
RTCT Peak Trip Level	VTH,RTCT		0.5	1 x V _{REG}	TUC	V
RTCT Valley Trip Level	V _{TL,RTCT}			1		V
RTCT Input Bias Current	IIN,RTCT			±1		μA
RTCT Discharge MOSFET RDS(ON)	RDIS,RTCT	Sinking 50mA		35	85	Ω
RTCT Discharge Pulse Width				50		ns
LOOK-AHEAD LOGIC (PPWM)		•	•			
PPWM to Output Propagation Delay	tppwm	VPPWM rising to VXFRMRL falling		110		ns
PPWM Output High	VOH,PPWM	Sourcing 2mA	7.0		11.0	V
PPWM Output Low	VOL,PPWM	Sinking 2mA			0.2	V
PWM COMPARATOR (OPTO, F	RAMP, RCFF)		1			
Common-Mode Input Range	VCM_PWM		0		5.5	V
Input Offset Voltage				10		mV
Input Bias Current			-2		+2	μA
RAMP to XFRMRL Propagation Delay	^t COMPARATOR	From V _{RAMP} (50mV overdrive) rising to V _{XFRMRL} rising		100		ns
Minimum OPTO Voltage		$V_{CSS} = 0V, OPTO sinking 2mA$		1.47		V
Minimum RCFF Voltage		RCFF sinking 2mA		2.18		V
REGOUT LDO (REGOUT)		•	•			
REGOUT Voltage Set Point	Vregout	INBIAS unconnected, V _{HVIN} = 11V to 76V	8.3	8.75	9.2	V
		$V_{\text{INBIAS}} = V_{\text{HVIN}} = 11V \text{ to } 76V$	9.5	10.6	11.0	
		INBIAS unconnected, $V_{HVIN} = 15V$, I _{REGOUT} = 0 to 30mA			0.25	N
REGOUT Load Regulation		$V_{INBIAS} = V_{HVIN} = 15V,$ IREGOUT = 0 to 30mA			0.25	V
		INBIAS unconnected, IREGOUT = 30mA	4		1.25	
REGOUT Dropout Voltage		VINBIAS = VHVIN, IREGOUT = 30mA			1.25	V
REGOUT Undervoltage Lockout Threshold		REGOUT rising	6.6	7.0	7.4	V
REGOUT Undervoltage Lockout Threshold Hysteresis		REGOUT falling		0.7		V

M/IXI/M

ELECTRICAL CHARACTERISTICS (DC-DC Controller) (continued)

(All voltages referenced to GND, unless otherwise noted. $V_{HVIN} = +48V$, $C_{INBIAS} = 1\mu$ F, $C_{REGOUT} = 2.2\mu$ F, $R_{RTCT} = 25k\Omega$, $C_{RTCT} = 100$ pF, $C_{BST} = 0.22\mu$ F, $V_{CSS} = V_{CS} = 0V$, $V_{RAMP} = V_{DCUVLO} = 3V$, $T_J = 0^{\circ}$ C to $+125^{\circ}$ C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}$ C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SOFT-START (CSS)			•			•
Soft-Start Current	ICSS	V _{CSS} = 0V		33		μA
INTEGRATING FAULT PROTEC	CTION					•
FLTINT Source Current	IFLTINT			80		μA
FLTINT Trip Point		V _{FLTINT} rising		2.7		V
FLTINT Hysteresis				0.75		V
INTERNAL POWER FETS						
On-Resistance	R _{ON,POWER}	$V_{DRVIN} = V_{BST} = 9V,$ $V_{XFRMRH} = V_{SRC} = 0V, I_{DS} = 50mA$		0.4	0.8	Ω
Off-State Leakage Current			-5		+10	μΑ
Total Gate Charge Per Power FET				15		nC
HIGH-SIDE DRIVER						
Low to High Latency	t _{LH-HS}	Driver delay until FET V _{GS} reaches 0.9 x (V _{BST} - V _{XFRMRH}) and is fully on		80		ns
High to Low Latency	thl-HS	Driver delay until FET V _{GS} reaches 0.1 x (V _{BST} - V _{XFRMRH}) and is fully off		40		ns
Output Drive Voltage	V _{BST}	BST to XFRMRH with high side on		8		V
LOW-SIDE DRIVER						
Low to High Latency	tLH-LS	Driver delay until FET V_{GS} reaches 0.9 x V_{DRVIN} and is fully on		80		ns
High to Low Latency	t _{HL-LS}	Driver delay until FET V_{GS} reaches 0.1 x V_{DRVIN} and is fully off		40		ns
CURRENT-LIMIT COMPARATO	R (CS)					
Current-Limit Threshold Voltage	VILIM		140	156	172	mV
Current-Limit Input Bias Current	IBILIM	0 < V _{CS} < 0.3V	-2		+2	μA
Propagation Delay to XFRMRL	tdILIM	From V _{CS} rising (10mV overdrive) to V _{XFRMRL} rising		160		ns
BOOST VOLTAGE CIRCUIT (Se	ee Figure 9, QB)				
Driver Output Delay	tppwmd			200		ns
One-Shot Pulse Width	tpwqb			300		ns
QB R _{DSON}		Sinking 20mA		30	60	Ω
THERMAL SHUTDOWN						
Shutdown Temperature	T _{SH}	Temperature rising		+160		°C
Thermal Hysteresis	T _H			20		°C



5

ELECTRICAL CHARACTERISTICS (DC-DC Controller) (continued)

(All voltages referenced to GND, unless otherwise noted. $V_{HVIN} = +48V$, $C_{INBIAS} = 1\mu$ F, $C_{REGOUT} = 2.2\mu$ F, $R_{RTCT} = 25k\Omega$, $C_{RTCT} = 100$ pF, $C_{BST} = 0.22\mu$ F, $V_{CSS} = V_{CS} = 0V$, $V_{RAMP} = V_{DCUVLO} = 3V$, $T_J = 0^{\circ}$ C to $+125^{\circ}$ C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}$ C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS			
UNDERVOLTAGE LOCKOUT (DCUVLO)									
Threshold Voltage	Vref, dcuvlo	V _{DCUVLO} rising	1.14	1.26	1.38	V			
Hysteresis	VHYS,DCUVLO			140		mV			
Input Bias Current	I _{IN,DCUVLO}	V _{DCUVLO} = 3V	-100		+100	nA			
SUPPLY CURRENT	SUPPLY CURRENT								
Supply Current		From $V_{HVIN} = 11V$ to 76V, V _{CSS} = 0V, V _{INBIAS} = 11V		0.7	1.5				
		From V_{INBIAS} = 11V to 76V, V_{CSS} = 0V, V_{HVIN} = 76V		4.4	6.4	mA			
		From $V_{HVIN} = 76V$, $V_{OPIO} = 4V$		7					
Standby Supply Current		V _{DCUVLO} = 0V			1	mA			

Note 1: Limits at 0°C are guaranteed by design, unless otherwise noted.

Note 2: The input offset current is illustrated in Figure 1.

Note 3: Effective differential input resistance is defined as the differential resistance between V+ and V_{EE} without any external resistance.

Note 4: Classification current is turned off whenever the IC is in power mode.

Note 5: See Table 2 in the *Classification Mode* section. R_{DISC} and R_{RCLASS} must be 1%, 100ppm or better. I_{CLASS} includes the IC bias current and the current drawn by R_{DISC}.

Note 6: See the *Thermal Dissipation* section.

Note 7: When UVLO is connected to the midpoint of an external resistor-divider with a series resistance of $25.5k\Omega$ (±1%), the turnon threshold set point for the power mode is defined by the external resistor-divider. Make sure the voltage on UVLO does not exceed its maximum rating of 8V when V_{IN} is at the maximum voltage.

Note 8: When VUVLO is below VTH,G,UVLO, the MAX5953A/MAX5953C set the turn-on voltage threshold internally (VUVLO,ON).

Note 9: An input voltage or V_{UVLO} glitch below their respective thresholds shorter than or equal to t_{OFF_DLY} does not cause the MAX5953A/MAX5953B/MAX5953C/MAX5953D to exit power-on mode (as long as the input voltage remains above an operable voltage level of 12V).

Note 10: Guaranteed by design, not tested in production for MAX5953B/MAX5953D.

- Note 11: PGOOD references to OUT while PGOOD references to VEE.
- **Note 12:** Output switching frequency is 1/2 oscillator frequency.





Figure 1. Effective Differential Input Resistance/Offset Current

(VIN = (V+ - VEE) = 48V, GATE = PGOOD = unconnected, GND connected to OUT, HVIN connected to V+, UVLO = VEE, CINBIAS = 1µF,

Typical Operating Characteristics





M/XI/M

MAX5953A/MAX5953B/MAX5953C/MAX5953D

7

Typical Operating Characteristics (continued)





Typical Operating Characteristics (continued)

 $(V_{IN} = (V_{+} - V_{EE}) = 48V, \text{ GATE} = PGOOD = unconnected, GND connected to OUT, HVIN connected to V_{+}, UVLO = V_{EE}, C_{INBIAS} = 1\mu\text{F}, C_{REGOUT} = 2.2\mu\text{F}, R_{RTCT} = 25k\Omega, C_{RTCT} = 100\text{pF}, C_{BST} = 0.22\mu\text{F}, T_{J} = 0^{\circ}\text{C}$ to +125°C, unless otherwise noted. Typical values are at T_{I} = +25°C, All voltages are referenced to V_{FE}, unless otherwise noted.)

MAX5953A/MAX5953B/MAX5953C/MAX5953D

Pin Description

PIN	NAME	FUNCTION
1, 2, 3, 5, 7, 12, 13, 14, 17, 19, 35, 38, 46, 47, 48	N.C.	No Connection. Not internally connected. Make no electrical connection to these pins.
4	V+	Positive Input Power. Referenced to V _{EE} .
6 (MAX5953A/MAX5953C)	UVLO	Undervoltage Lockout Programming Input for PD Interface. UVLO is referenced to V _{EE} . When UVLO is above its threshold, the device enters the power mode. Connect UVLO to V _{EE} to use the default undervoltage lockout threshold. Connect UVLO to the center of an external resistor-divider between V+ and V _{EE} to define a threshold externally. The series resistance value of the external resistors must add to $25.5k\Omega$ (±1%) and replaces the detection resistor. To keep the device in undervoltage lockout, drive UVLO between V _{TH,G,UVLO} and V _{REF,UVLO} .
6 (MAX5953B/MAX5953D)	N.C.	No Connection. Not internally connected. Make no electrical connection to this pin.
8	RCLASS	Classification Setting for PD Interface. RCLASS is referenced to V _{EE} . Add a resistor from RCLASS to V _{EE} to set a PD class (see Tables 1 and 2).
9	GATE	Gate of Internal Isolation n-Channel Power MOSFET. GATE is referenced to V _{EE} . GATE sources 10µA when the device enters power mode. Connect an external 100V ceramic capacitor from GATE to OUT to program the inrush current. Drive GATE to V _{EE} to turn off the internal MOSFET. The detection and classification functions operate normally when GATE is driven to V _{EE} .
10, 11	VEE	Negative Input Power. Source of the integrated isolation n-channel power MOSFET.
15, 16	OUT	Output Voltage. OUT is referenced to V_{EE} . OUT is connected to the drain of the integrated isolation n-channel power MOSFET. Connect OUT to GND.
18 (MAX5953A/MAX5953B)	PGOOD	Active-High, Open-Drain Power-Good Indicator Output for PD Interface. PGOOD is referenced to OUT. PGOOD goes high impedance when V _{OUT} is within 1.2V of V _{EE} and when V _{GATE} is 5V above V _{EE} . Otherwise, PGOOD is internally pulled to OUT (given that V _{OUT} is at least 5V below V+). PGOOD can be connected directly to CSS or DCUVLO to enable/disable the DC-DC converter.
18 (MAX5953C/MAX5953D)	PGOOD	Active-Low, Open-Drain Power-Good Indicator Output for PD Interface. \overrightarrow{PGOOD} is referenced to V _{EE} . \overrightarrow{PGOOD} is pulled to V _{EE} when V _{OUT} is within 1.2V of V _{EE} and when V _{GATE} is 5V above V _{EE} . Otherwise, \overrightarrow{PGOOD} goes high impedance.
20	CS	Current-Sense Input for PWM Controller. CS is referenced to PGND. The current-limit threshold is internally set to 156mV relative to PGND. The device has an internal noise filter. If necessary, connect an external RC filter from CS to PGND for additional filtering.
21	PPWM	PWM Pulse Output. Referenced to GND. PPWM leads the internal power MOSFET pulse by approximately 100ns.
22	GND	Signal Ground of PWM Controller. Connect GND to PGND.
23	PGND	Power Ground of the DC-DC Converter Power Stage. Connect PGND to GND.
24	CSS	Soft-Start Timing Capacitor Connection for PWM Controller. CSS is referenced to GND. Connect a 0.01μ F or greater ceramic capacitor from CSS to GND. Connect to PGOOD to automatically enable the PWM controller from the PD interface.

Pin Description (continued)

PIN	NAME	FUNCTION
25	OPTO	PWM Comparator Inverting Input. OPTO is referenced to GND. Connect the collector of the optotransistor to OPTO and a pullup resistor to REGOUT.
26, 27	SRC	Source Connection of Low-Side Power MOSFET in the Two-Switch Power Stage of the DC- DC Converter. Connect SRC to PGND with a low-value resistor for current limiting.
28, 29	XFRMRL	Low-Side Connection for the Isolation Transformer. Drain terminal of low-side power MOSFET in the two-switch power stage of the DC-DC converter.
30	DRVIN	Supply Input for the Gate-Driver of Internal Power MOSFETs. DRVIN is referenced to PGND. Bypass DRVIN with at least 0.1μ F to PGND. Connect DRVIN to REGOUT.
31, 32	XFRMRH	High-Side Connection for the Isolation Transformer. Source connection of high-side power MOSFET in the two-switch power stage of the DC-DC converter.
33, 34	DRNH	Drain Connection of High-Side MOSFET in the Two-Switch Power Stage of the DC-DC Converter. Connect DRNH to the most positive rail of the input supply. Bypass DRNH appropriately to handle the heavy switching current through the transformer.
36	BST	Boost Input for the DC-DC Converter. BST is the boost connection point for the high-side MOSFET driver. Connect a minimum 0.1μ F capacitor from BST to XFRMRH with short and wide PC board traces.
37	DCUVLO	DC-DC Converter Undervoltage Lockout Input. DCUVLO is referenced to GND. Connect a resistor-divider from HVIN to DCUVLO to GND to set the UVLO threshold.
39	HVIN	DC-DC Converter Positive Input Power Supply. HVIN is referenced to GND. Connect HVIN to V+.
40	INBIAS	Input from the Rectified Bias Winding to the DC-DC Converter. INBIAS is referenced to GND. INBIAS is the input to the internal linear voltage regulator (REGOUT).
41	REGOUT	Internal Regulator Output. REGOUT is used for the DC-DC converter gate driver. REGOUT is referenced to GND. V_{REGOUT} is always present as long as HVIN is powered with a voltage above the DCUVLO threshold. Bypass REGOUT to GND with a minimum 2.2µF ceramic capacitor.
42	RTCT	Oscillator Frequency Set Input for the PWM Controller. RTCT is referenced to GND. Connect a resistor from RTCT to REGOUT and a ceramic capacitor from RTCT to GND to set the oscillator frequency.
43	FLTINT	Fault Integration Input for PWM Controller. FLTINT is referenced to GND. During persistent current-limit faults, a capacitor connected to FLTINT is charged with an internal 80μ A current source. Switching is terminated when V _{FLTINT} reaches 2.7V. An external resistor connected in parallel discharges the capacitor. Switching resumes when V _{FLTINT} drops to 1.9V.
44	RCFF	Feed-Forward Input for PWM Controller. RCFF is referenced to GND. To generate the PWM ramp, connect a resistor from RCFF to HVIN and a capacitor from RCFF to GND.
45	RAMP	Ramp Sense Input for PWM Controller. Connect RAMP to RCFF.
_	EP	Exposed Paddle. EP is internally unconnected and must be connected to V_{EE} externally. To improve power dissipation, solder the exposed paddle to a copper pad on the PC board.




Figure 2. RJ-45 Connector, PoE Magnetic, and Input Diode Bridges

−− C13 −− 0.1μF SGND OUT -||ı ≪R15 ∑16.2kΩ ×^{143kΩ} C12A + ||_____C14 _____0.0047μF $\bigvee_{562\Omega}^{R16}$ 47 • C17 0.047μF С16 <u></u> 0.15µF _ 52**~ Z** D3 COMP -GND -LED FB <u>______</u>0.1µF ★ D2 U2 F0D2712 R13 150 28, 29 9 √ 2010 010 **FRMRH** INBIAS BST XFRMRL PPWM F SRC 26, 27 \leq R10 0001 DRNH 33, 34 *R1 AND R2 ARE OPTIONAL AND WHEN USED, THEY MUST TOTAL 25.5KQ AND REPLACE R3, 25.5KQ. S -Da C9 . 220pF -NIN PGND 816 316kΩ 33 **M J XI M** MAX5953A 0PT0 DCUVLO 25 R17 14.7kΩ GND \rightarrow 23 CSS 24 C7 -100pF RTCT +42 ₩¹MΩ PGOOD FLTINT V V BB ∞ £2 RCLASS REGOUT 0.1µF DRVIN RAMP UVLO RCFF GATE OUT ÿ \$ 24.9kΩ $(R_{RCLASS}) \xrightarrow{R4}$ 10 45 44 41 30 16 R7 1.78kΩ C5____6800pF__ 5 NR2* DPEN C4_L 4.7μF_ C2 C2 63V C3 _ 220pF _ --(Roisc) 25.5k0 R5 200kΩ C1 68nF -48VRTN -48V

IEEE 802.3af PD Interface and PWM Controllers with Integrated Power MOSFETs

Figure 3. Typical Application Circuit



13

MAX5953A/MAX5953B/MAX5953C/MAX5953D




Figure 4. For higher power applications, the MAX5953A/MAX5953B/MAX5953C/MAX5953D can be used in a two-switch forward converter configuration



Detailed Description

PD Interface

The MAX5953A/MAX5953B/MAX5953C/MAX5953D include complete interface function for a PD to comply with the IEEE 802.3af standard in a PoE system. They provide the PD with a detection signature, a classification signature, and an integrated isolation switch with programmable inrush current control. An integrated MOSFET provides PD isolation during detection and classification. All devices guarantee a leakage current offset of less than 10µA during the detection phase. A programmable current limit prevents high inrush current during power-on. The device features power-mode UVLO with wide hysteresis and long deglitch time to compensate for twisted-pair-cable resistive drop and to assure glitch-free transition between detection, classification, and power-on/-off phases. The MAX5953A/ MAX5953C have an adjustable UVLO threshold with the default value compliant to the 802.3af standard. while the MAX5953B/MAX5953D have a lower and fixed UVLO threshold compatible with some legacy pre-802.3af PSE.

Table 1. PD Power Classification/RRCLASS Selection

CLASS	USAGE	R _{RCLASS} (Ω)	MAXIMUM POWER USED BY PD (W)
0	Default	10k	0.44 to 12.95
1	Optional	732	0.44 to 3.84
2	Optional	392	3.84 to 6.49
3	Optional	255	6.49 to 12.95
4	Not Allowed	178	Reserved*

*Class 4 reserved for future use.

Table 2. Setting Classification Current

Operating Modes

Depending on the input voltage ($V_{IN} = V_+ - V_{EE}$), the PD front-end section of the MAX5953A/MAX5953B/ MAX5953C/MAX5953D operate in three different modes: PD detection signature, PD classification, and PD power. All voltage thresholds are designed to operate with or without the optional diode bridge while still complying with the IEEE 802.3af standard (see Figure 2).

Detection Mode (1.4V \leq V_{IN} \leq 10.1V)

In detection mode, the power source equipment (PSE) applies two voltages on V_{IN} in the range of 1.4V to 10.1V (1V step minimum), and records the corresponding current measurements at those two points. The PSE then computes $\Delta V/\Delta I$ to ensure the presence of the 25.5k Ω signature resistor. In this mode, most interface circuitry of the MAX5953A/MAX5953B/MAX5953C/MAX5953D is off and the offset current is less than 10µA.

Classification Mode (12.6V \leq V_{IN} \leq 20V)

In the classification mode, the PSE classifies the PD based on the power consumption required by the PD. This allows the PSE to efficiently manage power distribution. The IEEE 802.3af standard defines five different classes as shown in Table 1. An external resistor (R_{RCLASS}) connected from RCLASS to V_{EE} sets the classification current.

The PSE determines the class of a PD by applying a voltage at the PD input and measuring the current sourced out of the PSE. When the PSE applies a voltage between 12.6V and 20V, the IC exhibits a current characteristic with values indicated in Table 2. The PSE uses the classification current information to classify the power requirement of the PD. The classification current includes the current drawn by the 25.5k Ω detection signature resistor and the supply current of the IC so the total current drawn by the PD is within the IEEE 802.3af standard figures. The classification current is turned off whenever the device is in power mode.

CLASS	R _{RCLASS} (Ω)	V _{IN} * (V)	CLASS CURRENT SEEN AT V _{IN} (mA) MIN MAX			CLASSIFICATION CIFICATION (mA)
	(22)				MIN	МАХ
0	10k	12.6 to 20	0	2.00	0	4
1	732	12.6 to 20	9.17	11.83	9	12
2	392	12.6 to 20	17.29	19.71	17	20
3	255	12.6 to 20	26.45	29.55	26	30
4	178	12.6 to 20	36.60	41.40	36	44

*V_{IN} is measured across the MAX5953A/MAX5953B/MAX5953C/MAX5953D input pins (V+ - V_{EE}), which do not include the diode bridge voltage drop.



Power Mode

During power mode, when V_{IN} rises above the undervoltage lockout threshold (V_{UVLO,ON}), the IC gradually turns on the internal n-channel MOSFET Q1 (see Figure 8). The IC charges the gate of Q1 with a constant current source (10µA, typ). The drain-to-gate capacitance of Q1 limits the voltage rise rate at the drain of the MOSFET, thereby limiting the inrush current. To further reduce the inrush current, add external drain-to-gate capacitance (see the *Inrush Current Limit* section). When the drain of Q1 is within 1.2V of its source voltage and its gate-tosource voltage is above 5V, the MAX5953A/MAX5953B assert the PGOOD output (MAX5953C/MAX5953D assert the PGOOD output). The IC has a wide UVLO hysteresis and turn-off deglitch time to compensate for the high impedance of the twisted-pair cable.

Undervoltage Lockout for PD Interface

The IC operates up to a 67V supply voltage with a default UVLO turn-on (V_{UVLO,ON}) set at 38.6V (MAX5953A/MAX5953C) or 35.4V (MAX5953B/MAX5953D) and a UVLO turn-off (V_{UVLO,OFF}) set at 30V. The MAX5953A/MAX5953C have an adjustable UVLO threshold using a resistor-divider connected to UVLO (see Figure 3). When the input voltage goes below the UVLO threshold for more than t_{OFF_DLY}, the MOSFET turns off.

To adjust the UVLO threshold, connect an external resistor-divider from V+ to UVLO to VEE. Use the following equations to calculate R1 and R2 for a desired UVLO threshold:

 $R2 = 25.5k\Omega \times \frac{V_{REF,UVLO}}{V_{IN,EX}}$ $R1 = 25.5k\Omega - R2$

where V_{IN,EX} is the desired UVLO threshold. Since the resistor-divider replaces the $25.5k\Omega$ PD detection resistor, ensure that the sum of R1 and R2 equals $25.5k\Omega \pm 1\%$. When using the external resistor-divider, MAX5953A/MAX5953C have an external reference voltage hysteresis of 20% (typ). In other words, when UVLO is programmed externally, the turn-off threshold is 80% (typ) of the new UVLO threshold.

Inrush Current Limit

The IC charges the gate of the internal MOSFET with a constant current source (10μ A, typ). The drain-to-gate capacitance of the MOSFET limits the voltage rise rate at the drain, thereby limiting the inrush current. Add an external capacitor from GATE to OUT to further reduce the inrush current. Use the following equation to calculate the inrush current:

$$I_{\text{INRUSH}} = I_{\text{G}} \times \frac{C_{\text{OUT}}}{C_{\text{GATE}}}$$

The recommended typical inrush current for a PoE application is 100mA.

PGOOD/PGOOD Output

PGOOD is an open-drain, active-high logic output. PGOOD goes high impedance when V_{OUT} is within 1.2V of V_{EE} and when GATE is 5V above V_{EE}. Otherwise, PGOOD is pulled to V_{OUT} (given that V_{OUT} is at least 5V below V+). Connect PGOOD directly to CSS to enable/disable the DC-DC converter. PGOOD is an open-drain, active-low logic output. PGOOD is pulled to V_{EE} when V_{OUT} is within 1.2V of V_{EE} and when GATE is 5V above V_{EE}. Otherwise, PGOOD goes high impedance. Connect a 100k Ω pullup resistor from PGOOD to V+ if needed.

Thermal Dissipation

Thermal shutdown limits total power dissipation in the IC. If the junction temperature exceeds +160°C, thermal shutdown is enabled to turn off the MAX5953A/MAX5953B/MAX5953C/MAX5953D, allowing the IC to cool. The IC turns on after the junction temperature cools by 20°C.

DC-DC Converter

The MAX5953A/MAX5953B/MAX5953C/MAX5953D isolated PWM power ICs feature integrated switching power MOSFETs connected in a voltage-clamped, two-transistor, power-circuit configuration. These devices can be used in both forward and flyback configurations with a wide 11V to 76V input voltage range. The voltageclamped power topology enables full recovery of stored magnetizing and leakage inductive energy for enhanced efficiency and reliability. A look-ahead signal for driving secondary-side synchronous rectifiers can be used to increase efficiency. A wide array of protection features include UVLO, overtemperature shutdown, and short-circuit protection with hiccup current-limit for enhanced performance and reliability. Operation up to 500kHz allows smaller external magnetics and capacitors.

Power Topology

The two-switch forward-converter topology offers outstanding robustness against faults and transformer saturation while affording efficient use of 0.4 Ω power MOSFETs. Voltage-mode control with feed-forward compensation allows the rejection of input supply disturbances within a single cycle similar to that of currentmode controlled topologies.



The two-switch power topology recovers energy stored in both the magnetizing and the parasitic leakage inductances of the transformer. The *Typical Application Circuit*, Figure 3, shows the schematic diagram of a -48V input flyback converter using the MAX5953A. Figure 4 shows the schematic diagram of a -48V input forward converter and a 5V, 3A output isolated power supply.

Voltage-Mode Control and the PWM Ramp

For voltage-mode control, the feed-forward PWM ramp is generated at RCFF. From RCFF, connect a capacitor to GND and a resistor to HVIN. The ramp generated is applied to the noninverting input of the PWM comparator at RAMP and has a minimum voltage of approximately 2V. The slope of the ramp is determined by the voltage at HVIN and affects the overall loop gain. The ramp peak must remain below the 5.5V dynamic range of RCFF. Assuming the maximum duty cycle approaches 50% at a minimum input voltage (PWM UVLO turnon threshold), use the following formula to calculate the minimum value of either the ramp capacitor or resistor:

$$R_{RCFF} \times C_{RCFF} \ge \frac{V_{IN,EX}}{2 \times f_S \times V_{R(P-P)}}$$

where fs is the switching frequency, $V_{R(P-P)}$ is the peakto-peak ramp voltage (2V, typ). Select R_{RCFF} resistance value between $200k\Omega$ and $600k\Omega$.

Maximize the signal-to-noise ratio by setting the ramp peak as high as possible. Calculate the low-frequency, small-signal gain of the power stage (the gain from the inverting input of the PWM comparator to the output) using the following formula:

 $GPS = NSP \times RRCFF \times CRCFF \times fS$

where $\ensuremath{\mathsf{NSP}}$ is the secondary to primary power transformer turns ratio.

Secondary-Side Synchronization

The MAX5953A/MAX5953B/MAX5953C/MAX5953D provide convenient synchronization for optional secondary-side synchronous rectifiers. Figure 5 shows the connection diagram with a high-speed optocoupler. Choose an optocoupler with a propagation delay of less than 80ns. The synchronizing pulse is generated approximately 110ns ahead of the main pulse that drives the two power MOSFETs.

Undervoltage Lockout for DC-DC Converter

Connect PGOOD to DCUVLO to ensure the PD interface is ready prior to the DC-DC converter. The DCUVLO block monitors the input voltage at HVIN through an external resistive divider (R16 and R17) connected to DCUVLO (see Figure 3). Use the following equation to calculate R16 and R17:

$$V_{\text{DCUVLOIN}} = V_{\text{DCUVLO}} \times \left(1 + \frac{\text{R16}}{\text{R17}}\right)$$

where V_{DCUVLOIN} is the desired input voltage lockout level and V_{DCUVLO} is the undervoltage lockout threshold (1.25V, typ). Select the R17 resistance value between 100k Ω and 500k Ω .

Optocoupled Feedback

Isolated voltage feedback is achieved by using an optocoupler as shown in Figure 3. Connect the collector of the optotransistor to OPTO and a pullup resistor between OPTO and REGOUT.

Internal Regulators

As soon as power is provided to HVIN, internal power supplies power the DCUVLO detection circuitry. REGOUT is used to drive the internal power MOSFETs. Bypass REGOUT to GND with a minimum 2.2 μ F ceramic capacitor. The HVIN LDO steps down V_{HVIN} to a nominal output voltage (V_{REGOUT}) of 8.75V. A second parallel LDO powers REGOUT from INBIAS. A tertiary winding connected through a diode to INBIAS powers up REGOUT once switching commences. This powers REGOUT to 10.5V (typ) and shuts off the current flowing from HVIN to REGOUT. This results in a lower on-chip power dissipation and higher efficiency.




Figure 5. Secondary-Side Synchronous Rectifier Driver Using a High-Speed Optocoupler

Soft-Start 5953B/MAX5953C/

Program the MAX5953A/MAX5953B/MAX5953C/ MAX5953D soft-start with an external capacitor (C_{CSS}) connected between CSS and GND. When the device turns on, C_{CSS} charges with a constant current of 33µA, ramping up to 7.3V. During this time, the feedback input (OPTO) is clamped to V_{CSS} + 0.6V. This initially holds the duty cycle lower than the value the regulator imposes, thus preventing voltage overshoot at the output. When the IC turns off, the soft-start capacitor internally discharges to GND.

Oscillator The oscillator is externally programmable through a resistor connected from RTCT to REGOUT and a capacitor connected from RTCT to GND. The PWM freguency is one-half the frequency seen at RTCT with a

the oscillator components: $R_{\text{RTCT}} \cong \frac{1}{2f_{\text{s}}(C_{\text{RTCT}} + C_{\text{PCB}}) \ln \left(\frac{V_{\text{REGOUT}}}{V_{\text{REGOUT}} - V_{\text{TH,RTCT}}}\right)}$

50% duty cycle. Use the following formula to calculate

where CPCB is the stray capacitance on the PC board (14pF, typ), VTH,RTCT is the RTCT peak trip level, and fs is the switching frequency.

Integrating Fault Protection

The integrating fault protection feature allows the IC to ignore transient overcurrent conditions for a programmable amount of time, giving the power-supply time to behave like a current source to the load. This can happen, for example, under load-current transients when the control loop requests maximum current to keep the output voltage from going out of regulation. The ignore time is programmed externally by connecting a capacitor from FLTINT to GND. Under sustained overcurrent faults, the voltage across this capacitor ramps up toward the FLTINT shutdown threshold (2.7V, typ). When VFLTINT reaches the shutdown threshold, the power supply shuts down. A high-value bleed resistor connected in parallel with the FLTINT capacitor allows the capacitor to discharge toward the restart threshold (1.9V, typ). FLTINT drops to the restart threshold allowing for soft-starting the supply again.

The fault integration circuit works by forcing an 80μ A current into FLTINT for one clock cycle every time the current-limit comparator ILIM (Figure 9) trips. Use the following formula to calculate the approximate capacitor needed for the desired shutdown time:

$$C_{\mathsf{FLTINT}} \cong \frac{\mathsf{I}_{\mathsf{FLTINT}} \times \mathsf{t}_{\mathsf{SH}}}{1.4}$$

where IFLTINT is typically 80µA, and tSH is the desired ignore time during which current-limit events from the current-limit comparator are ignored.

This is an approximate formula; some testing may be required to fine tune the actual value of the capacitor.

Calculate the approximate bleed resistor needed for the desired recovery time using the following formula:

$$\mathsf{R}_{\mathsf{FLTINT}} \cong \frac{\mathsf{t}_{\mathsf{RT}}}{\mathsf{C}_{\mathsf{FLTINT}} \times 0.3514}$$

where t_{RT} is the desired recovery time.

Choose $t_{RT} \ge 10 \times t_{SH}$. Typical values for t_{SH} can range from a few hundred microseconds to a few milliseconds.

Shutdown

Shut down the controller section of the IC by driving DCUVLO to GND using an open-collector or open-drain transistor connected to GND. The DC-DC converter section shuts down if REGOUT is below its DCUVLO level.

Current-Sense Comparator

The current-sense (CS) comparator and its associated logic limit the peak current through the internal MOSFET. Current is sensed at CS as a voltage across a sense resistor between the source of the MOSFET and GND. The power MOSFET switches off when the voltage at CS reaches 156mV. Select the current-sense resistor, RSENSE, according to the following equation:

RSENSE = 0.156V / ILimPrimary

where $I_{\text{LimPrimary}}$ is the maximum peak primary-side current.

To reduce switching noise, connect CS to an external RC lowpass filter for additional filtering (Figure 3).

Applications Information

Design Example 1: PD with three-output flyback DC-DC converter

Figure 6 shows an isolated three-output flyback DC-DC converter. It provides output voltages of 10V at 30mA, 5.1V at 1.8A, and 2.55V at 5.4A.

Design Example 2: PD with nonisolated step-down (buck) converter

Figure 7 shows a buck converter with 12V, 0.75A output. **Caution:** this converter does not have active current limit.






Figure 6. PD with Three-Output Flyback DC-DC Converter




Figure 7. PD with Nonisolated Step-Down (Buck) Converter

Table 3. Component Suppliers

COMPONENT	SUPPLIERS	WEBSITE
	International Rectifier	www.irf.com
Power FETS	Fairchild	www.fairchildsemi.com
	Vishay-Siliconix	www.vishay.com/brands/siliconix/main.html
Current Sanaa Desistera	Dale-Vishay	www.vishay.com/brands/dale/main.html
Current-Sense Resistors	IRC	www.irctt.com/pages/index.cfm
	ON Semi	www.onsemi.com
Diodes	General Semiconductor	www.gensemi.com
	Central Semiconductor	www.centralsemi.com
	Sanyo	www.sanyo.com
Capacitors	Taiyo Yuden	www.t-yuden.com
	AVX	www.avxcorp.com
	Coiltronics	www.cooperet.com
Magnetics	Coilcraft	www.coilcraft.com
	Pulse Engineering	www.pulseeng.com

Layout Recommendations

All connections carrying pulsed currents must be very short, as wide as possible, and have a ground plane as a return path. The inductance of these connections must be kept to a minimum due to the high di/dt of the currents in high-frequency-switching power converters. Current loops must be analyzed in any layout proposed, and the internal area kept to a minimum to reduce radiated EMI. Ground planes must be kept as intact as possible.

MAX5953A/MAX5953B/MAX5953C/MAX5953D V+ UVLO 21.8V \leq 39V UVLO* -200mV (GATE -*MAX5953A/MAX5953C ONLY. **MAX5953C/MAX5953D ONLY. ***MAX5953A/MAX5953B ONLY.

Block Diagrams




Figure 8. Powered Device Interface Block Diagram

Block Diagrams (continued)






Figure 9. DC-DC Converter Block Diagram (Voltage-Mode PWM Controller and Two-Switch Power Stage)



M/IXI/M

24

Pin Configuration



Selector Guide


PART	PGOOD or PGOOD	UVLO
MAX5953A	PGOOD	Adjustable
MAX5953B	PGOOD	Fixed
MAX5953C	PGOOD	Adjustable
MAX5953D	PGOOD	Fixed

_Chip Information

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

					CON	IMON E	IMENSI	ons											EXPOSE	ed pai	D VARIA	ATIONS				
						CUSTOM PKC.								DEPOPULATED	D2			E2		JEDEC W0220	DOWN BONDS					
PKG	32L 7x7			44L 7x7		48L 7x7		(T4877-1) 48L 7x7			56L 7x7			CODES	LEADS		NOM.				MAX.		ALLOWED			
SYMBOL		NOM.			NON			NOM.	MAX.		NOM			NOM		1 1 -	3277-2	-			4.85	4.55		4.85	-	YES
																l H	3277-3	-		4.70	4.85	4.55		4.85	-	NO
A	0.70			0.70	0.75		0.70		0.80	0.70		0.80	0.70	0.75	0.80	ΙĿ	14477-2	-			4.85	4.55			WKKD-1	YES
A1	0	0.02		0	0.02		۵	0.02		0		0.05	0	-	0.05		14477-3	-		4.70	4.85	4.55		4.85	WKKD-1	YES
A2	-).20 RE	1		.20 RE			.20 RE	-		.20 RE	<u> </u>).20 RE	<u> </u>			13,24,37,48								NÔ
b	0.25			0.20				0.25		0.20		0.30	0.15		0.25	L HÉ	14877-3 14877-4	-			5.25	4.95		5.25	-	YES
D	6.90				7.00				7.10	6.90		7.10	6.90		7.10	ΙĖ	4877-5	-			5.63 2.60	5.45		5.63 2.60	-	NO
E		-	•					7.00			7.00	-	<u> </u>	7.00			4877-6	-			5.63	5.45		5.63	-	NO
8	<u> </u>).65 BS	1		.50 BS).50 BS	ic.		.50 BS	<u> </u>		1.40 BS	<u> </u>	l F	4877-7	-			5.25			5.25	-	YES
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35		ΙĖ	5677-1	-		5.30		5.20		5.40	-	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.40	0.50	0.60											
				-	-	-	-	-	-	-	-	-	0.30	0.40	0.50											
LI						48 4												S A CUSTON 48L PKG, WITH 4 LEADS DEPOPULATED. BER OF LEADS ARE 44,								
	-	32			44			48			44			56		**							TH 4	LEADS	DEPOP	ULATED.
LI	-	32 8	ļ -		44 11			12			10	-		56 14		**							TH 4	LEADS	DEPOP	ULATED.
L1 N		32														**							TH 4	LEADS	6 DEPOP	ULATED.
LI N ND NE 1. 2. 3. 4 A 6. 7. 6. 7. 8. 9.	S: DINEI ALL I N IS THE SPP THE DIMEI 0.25 ND A DEPC COPL DRAW T48	32 8 8 8 NSIONI TERMI TERMI 	ING & SIONS SIONS TOTAL INDIC AND E REF TION IS TY AP CONFO	ARE NUME 1 IDEI CATED. PLIES 0.30 ER TO S POS PLIES RMS 1 -4/-5	11 11 TANCH N MIL IER OF THE THE TO M mm F THE SIBLE TO TH O JEC /-6	LUMET F TER RMINA TERMI ETALL ROM NUME IN A 1E EX 0EC M	ERS. MINAL TERI NAL IZED TERMI BER O SYMM POSEI 0220	12 12 12 M TO ANGLE S. MINAL IDENTI I	s are NUMB FIER NTIFIE IAL AN P. MINAL! AL FA	ERING ARE (R MA' ND IS S ON SHION (SLU	10 12 5M-19 DEGREI CONIV DPTION Y BE MEAS EACH	es. /entio Ial, B etthei Ured D An Well	UT MU RAN/ BETW NDE: AS TI	ALL C JST B IOLD C EEN SIDE I	ONFOR E LOC OR MA	RM TO ATED RKED	o jesd :) Within D Featur	95-1 ¥E.	R OF	LEAD	S ARE	44.				
LI N ND NOTE 1. 2. 3. ▲ 6. 7. 9. 10.	S: DIMEI ALL I N IS SPP THE DIMEI 0.25 ND A DEPC COPL DRAW T48 WARF	32 8 8 8 NSIONI THE TERMII TERMII TERMII NDI NDI NDI NDI NDI NDI NDI N	ING & SIONS TOTAL AND E REF TION !! TY AP CONFO -3/- SHALL	ARE NUME 1 IDEI (ALS) CATED. PLIES CATED. PLIES RMS T -4/-5 NOT	11 11 TANCH N MIL DER O NTIFLEF THE TO M SIBLE TO THE SIBLE TO THE SIBLE TO THE SIBLE TO THE CO THE C	LUMET FTER RMINA TERMI ETALL ROM NUME IN A IE EX DEC M 22 T56 D 0.1	ERS. MINAL TERI INAL IZED IZED IZERNI BER O SYMN POSEI 0 mm	12 12 12 12 M TO ANGLE: S. MINAL IDENTI H IDENTI H IDENTI	s are NUMB FIER NTIFIE IAL AN P. MINAL! AL FAS I SINH PT TH	E IN E ERING ARE (R MA' ND IS S ON SHION (SLU E EXF	10 12 5M-19 DEGREI CONID PTION Y BE EACH G AS G AS	es. /entio Ial, B etthei Ured D An Well	UT MU RAN/ BETW NDE: AS TI	ALL C JST B IOLD C EEN SIDE I	ONFOR E LOC OR MA	RM TO ATED RKED	o jesd :) Within D Featur	95-1 ¥E.	R OF			44.	Ν			
LI N ND NOTE 1. 2. 3. 4. 6. 7. 5. 9. 10. 10. 10. 10. 10. 10. 10. 10	S: DINEI ALL I N IS THE SPP THE DIMEI 0.25 ND A DEPC COPL DRAW T48	32 8 8 8 NSIONI DIMEN: THE TERMII 	NG & SIONS TOTAL NAL # AND E REF TY AP CONFO (-3/- SHALL 5 FOR	ARE I NUME 1 IDEI (ALS I CATED. PLIES 0.30 ER TO S POS PLIES RMS T -4/-5 NOT I PACK	11 11 TANCH RANCH N MIL DER O THE TO M THE SIBLE TO THE SIBLE TO THE SIBLE TO THE SIBLE AGE C	LUMET FTER AND RMINA TERMI ETALL ROM NUME IN A HE EX DEC M & T56 D 0.1 RIENT	ERS. MINAL TERI NAL ZED TERMI BER O SYMM POSEI 0220 577-1 0 mm ATION	12 12 12 12 M TO ANGLE: S. MINAL IDENTI HI IDENTI HI IDE	S ARE NUMB FIER NTIFIE AL AN P. MINALS AL FAS SINH PT TH	ERING ARE (R MA' ND IS SHION SHION E EXF	10 12 5M-19 DEGREI CONID PTION Y BE EACH G AS G AS	es. /entio Ial, B etthei Ured D An Well	UT MU RAN/ BETW NDE: AS TI	ALL C JST B IOLD C EEN SIDE I	ONFOR E LOC OR MA	RM TO ATED RKED	o jesd :) Within D Featur	95–1 RE.	D D		LAS GE OU 48, 56	44. JTLINIL THIM	VI	J		1/1/

Revision History

Pages changed at Rev 1: 1, 27

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

is a registered trademark of Maxim Integrated Products, Inc.